Abstract-The operation of switched-capacitor (SC) circuits with periodical nonuniform individual sampling (PNIS) is introduced. The basic idea consists in a time averaged control of the effective rate of charge delivered by any given SC structure. In this way, the equivalent resistance of each SC branch in a circuit is individually controlled by programming the number of clock pulses in which it is active in a predetermined period of time. It is shown that this additional design degree of freedom provides a very wide programmability range in all response parameters. A second-order SC filter programmable by PNIS has been designed and fabricated in conventional CMOS technology. Experimental results are in good agreement with theoretical ones, and demonstrate the effectiveness and versatility of the proposed technique for low-frequency applications.
I. INTRODUCTION
S WITCHED-CAPACITOR (SC) techniques have demonstrated an enormous potentiality for the monolithic implementation of many analog signal processing functions. One of the most attractive features of SC circuits is programmability. This feature is very desirable in many systems, especially in those applications where the specifications are either not well known in advance or time dependent or, simply, where it is required to compensate for the impact of unavoidable fabrication process spreads on the circuit response.
Several techniques [1] - [10] have been presented in the literature to provide the response of SC circuits with programmability. The most frequently used programming technique is based on digitally programmable capacitors arrays (DPCAs) [1] - [7] . Two main drawbacks are associated with DPCA-based programmability. First, to reduce the quantization error (which is inherent in any digitally-controlled programming approach), the minimum step in the capacitance value must be decreased, which implies an increase in silicon area occupied for any given programmability range. Second, but not less important, DPCA-based programmability prevents the optimum capacitor value scaling for maximum signal swing, and affects the dc output offset voltage of the programmed circuit. Output offset voltage variations arise mainly as the transfer functions from the equivalent amplifier input offset voltages depend on the programming bit setting. These drawbacks contribute to the dynamic range degradation of the programmable circuit.
Other programming techniques for varying some response parameters in SC circuits have been reported [8] , [9] . However, the most immediate and simplest way of modifying the response of an SC circuit without resorting to capacitor value variations, is by changing its sampling frequency . The main limitation of this approach is that only those filter parameters that depend on sampling frequency (i.e., the cutoff or center frequency) can be programmed, while the others (i.e., the maximum gain and the -factor), that only rely on capacitor ratios, remain unchanged. When using this technique, the sampling clock is usually obtained by dividing a crystal-derived clock frequency by a programmable integer number. The sampling edges of are thus aligned to the edges of . In a mixed-mode system, such an alignment ensures that analog signals are never sampled during transients on supply lines caused by the switching in logic sections clocked by . Nonetheless, only widely spaced sampling frequencies can be generated, which limits the programmability resolution. An interesting approach [10] has been presented to reduce the quantization error in SC circuits where the sampling frequency is obtained by an integer division of the master clock frequency . However, the application of this technique is restricted to compensate for small deviations in the frequency response of SC circuits, generally due to process spreads of capacitor values.
In this paper, the individual control of the equivalent resistance of appropriate SC structures by means of their effective sampling frequency is proposed. This technique, which will be referred to as periodical nonuniform individual sampling (PNIS), constitutes a powerful tool for the digitally programmable control of any SC circuit, although in this work it has been specifically applied to SC filters. With this approach, no resolution/area tradeoff is necessary and, also, no additional switching noise is introduced in mixed-mode systems. Moreover, as will be shown, the dynamic range degradation due to programmability is kept to a minimum. The rest of this paper has been organized as follows. In Section II, the fundamentals of SC circuits operating with PNIS are described. Section III deals with the design and circuit implementation of a biquadratic SC filter with programmability based on PNIS. Section IV provides experimental results obtained from a test chip, that demonstrate the potentiality and versatility of the proposed technique, particularly for applications in the audio band. Finally, Section V concludes the paper.
II. SC CIRCUITS WITH PNIS: FUNDAMENTAL BASES

A. Periodical Nonuniform Sampling
Let us consider the damped SC integrator in Fig. 1 (a) along with the control signals in Fig. 1(b) . In this case, the operating clock phases ( and , period ) are indicated without parentheses above the corresponding switches in the circuit schematic. The -domain transfer function of the damped integrator is given by (1) where coefficients and are equal to and , respectively. Let us now assume the damped SC integrator in Fig. 1(a) operates with the clock phases indicated in parentheses. The corresponding control clock signals and , with , , are shown in Fig. 1(c) . The circuit behavior remains obviously the same as before, as the operation of each switch is identical. However, from a merely descriptive point of view, the damped SC integrator can now be regarded as a multiple-input-multiple-output (MIMO) system with inputs and outputs . In general, a MIMO system is a linear, periodically time-varying discrete system, which can be seen from its equivalent time-invariant block filter representation [11] , [12] . Therefore, the approach in [11] , which applies to SC circuits as well, will be adopted to analyze the operation of the multiphase SC integrator. Using a block size equal to , the input and the output signal vectors in the (decimated) domain can be written, respectively, as [13] . In particular, the transfer function in (1) has the following polyphase components:
The pseudo-circulant property of guarantees that will be identical to a given scalar transfer function , while all the remaining terms, , , in (3) will vanish. Moreover, it is easily shown that the scalar transfer function in (1) can be restated from the block transfer function as [12] (7) By canceling out some contributions in the multiphase SC circuit in Fig. 1(a) [i.e., some terms in (5)], it is possible to modify the circuit frequency response. This can be achieved by using a periodical nonuniform sampling (PNS) scheme, where some clock phases are removed and, therefore, the SC circuit is inactive during the corresponding time periods . Fig. 2 . From (8) , it can be shown that the terms in (3) will be now nonzero and given by (9) where denotes the entry in row , column in (8) . Therefore, the output spectrum of a PNS SC circuit will be a sum of shifted and shaped versions of the input spectrum centered at integer multiples of , and is interpreted as the base-band frequency response of the SC circuit . In a PNS scheme, the maximum allowed input signal bandwidth is thus limited to . However, in the interval , the value of can be used to program , which provides an additional control of the frequency response with no need for changing any capacitor value in the circuit.
According to the polynomial denominator of the polyphase components in (8), it can be seen that any original pole of an SC circuit operating with uniform sampling, gives rise to poles in the plane, which are located at positions with . The first pole is located at . This can be interpreted as if its magnitude had a fixed value , and the SC circuit were operating with an effective sampling frequency (in fact, sampling pulses are present in a repetition period ). The rest of the poles are replicas of the first one, and arise around the integer multiples of . In addition, PNS operation also causes the presence of new zeros in the -plane, which are determined from the polynomial numerator of . Since the numerator is a function of the active sampling periods, while the denominator is not, the extra zeros move away from the replica poles and, hence, they do not cancel one another. However, the corresponding frequency values are always higher than half the first repetition frequency . Only a slight deviation in the response near the stop-band frequencies is therefore caused with respect to the case of uniform sampling operation.
In particular, for the damped SC integrator in Fig. 1 , it can be demonstrated that, for any given value of , the lower the value of , the closer the lowest zero frequency to . The case is not considered, as it is in practice a uniform sampling at sampling frequency . Then, the lowest zero frequency arises for and . This condition is illustrated in Fig. 3 , where the ratio between the angle of the lowestfrequency zero and is plotted versus for and , with two different values of . Note that, regardless of the values of and , the condition always holds, which confirms that the first extra zero frequency never arises below . It can also be seen that is larger as the index increases for any given value of , while it decreases with increasing for constant values of .
It is worth noting that the charge transfer in any active clock phase is the same as in traditional uniform sampling. Therefore, the gain in the frequency passband is not modified. Thus, programmability based on PNS can be seen as an effective and simple way to realize frequency scaling in the response of SC circuits. 
B. Periodical Nonuniform Individual Sampling
Programmability based on PNS is not able to modify the value of parameters determined by capacitor ratios, e.g., the passband gain and the -factor in SC filters. The reason for this limitation is that, at a first approximation, such parameters are independent of clock frequency. Nonetheless, it will be shown next that by controlling, individually, the effective sampling frequency of appropriate SC branches in the same way as described above, fully-programmable SC filters can be designed. We have named this technique as programmability based on PNIS. Fig. 4 corresponds to the damped SC integrator shown in Fig. 1 , along with clock signals for PNIS operation. Notice that switched capacitors and are now active and pulses, respectively, in an overall repetition period . Also, it is worth to point out that, as usual, and ( and ) represent nonoverlapping complementary phases derived from the clock signal . With such a clock scheme, the transfer function matrix can not be derived from the type-1 polyphase components of the scalar transfer function . In general, we will adopt the approach in [11] , [12] to derive the corresponding block transfer function. For any infinite impulse response SC filter, the -domain input-output relation may be written in the form of a difference equation. In the case of PNIS operation, by iterating this difference equation for time periods , we derive a set of equations which can be written as a block difference. After taking the transform, the block transfer function is represented as (10) In the above equation, considering a filter order equal to the block size , and are defined as follows [11] :
where , , denotes the coefficient of the term in the polynomial denominator of in the th time period ,
. The matrices and are similarly defined with respect to the polynomial numerator of [11] , [12] . Note that the filter order could be much smaller than the block size : in this case, coefficients with become null. The same consideration applies to matrices and . The filter input-output relation is still given by (3). The response of is interpreted as the base-band transfer function of the SC circuit, and the frequency responses of , , can be interpreted as the frequency response to the modulated input , . As in the case of PNS, the output spectrum will contain shifted and shaped versions of the input spectrum centered at integer multiples of . Hence, regardless of the particular PNIS clock scheme, the lowest value of the first spectrum repetition frequency is always equal to . In particular, for the damped SC integrator in Fig. 4 , the terms are now expressed as (12) where denotes the entry in row , column in . Equations (10) and (12) can then be used to determine the function which results in the desired frequency response . Therefore, PNIS technique results in the possibility of programming the frequency response parameters of any SC circuit with high accuracy and flexibility, by properly choosing the number of active pulses of appropriate SC branches. This is the additional degree of freedom provided by PNIS operation with respect to traditional uniform sampling. For instance, in the case of the PNIS damped SC integrator, it can be derived from (10) and (12) 
where a zero-order sample-and-hold output stage is assumed to be connected to the output of the SC integrator. Also, the usual high sampling rate condition has been used to derive (13b). Equation (13a) indicates that the dc gain value is controlled not only by the ratio , but also by the ratio . Moreover, the value of the cutoff frequency can be programmed by controlling the number of active pulses . In common practical cases, is set much less than and, hence, the coefficient is nearly equal to unit. In this case, it can be derived that the cutoff frequency turns out to be equal to , where is the cutoff frequency of the damped SC integrator operating with uniform sampling at [i.e.,
]. In the rest of this work, the symbols and will be referred to as the gain and the frequency programming index, respectively. Also, as shown in Section III, we will introduce a -factor programming index when applicable.
C. PNIS SC Operation Requirements
For illustrative purposes, let us assume that a generic SC circuit architecture is required to provide different responses in one of its parameters. Also, let us assume that the SC circuit is designed following the DPCA and the PNIS technique, respectively. In the case of the DPCA-based version, several capacitor arrays will be required, which are usually implemented with a binary-weighted approach. Then, the total size of a DPCA will be , where is the minimum acceptable capacitor value and is the number of the programming bits of the DPCA. For the PNIS-based SC circuit version, in principle, all the capacitors can be set to the minimum acceptable value. It is therefore evident that PNIS approach provides capacitor area saving with respect to its DPCA counterpart. On the other hand, only one subclock signal per each response parameter to be tuned is needed, which can be easily obtained by means of a simple programmable logic section.
In any SC circuit, the clock frequency imposes a minimum limit to the speed of the amplifiers. To maintain the same antialiasing filter requirements with the DPCA and the PNIS approach, the clock frequency must be and , respectively, since in this way the output spectrum replicas turn out to be equally separated in the two cases. Therefore, the gain-bandwidth product (GBW) of the amplifiers in the PNIS SC circuit version must be times larger than in the case of DPCA-based SC circuits. However, the amplifier load capacitance in a DPCA circuit is, at least, also times larger than the load capacitance in the case of the corresponding PNIS SC circuit. Hence, taking into account that the GBW of a single-stage output-compensated amplifier is given by , the total amplifier transconductance and, therefore, the static current consumption of the amplifiers are, at first approximation, roughly equal in the two programming approaches. Notice that this consideration is also valid for two-stage amplifiers. In this case, the amplifier GBW coincides with the ratio between the input transconductance and the compensation capacitance. However, this compensation capacitor is chosen to be proportional to the amplifier load capacitance for stability reasons.
III. DESIGN OF A SECOND-ORDER SC FILTER PROGRAMMABLE BY PNIS
In order to experimentally illustrate the performance of the proposed technique, the second-order SC filter depicted in Fig. 5 was designed. Based on a two-integrator loop [14] , the SC filter operates with three nonuniform clock signals (i.e., , , and ). As usual, and are nonoverlapping complementary clock phases derived by the corresponding nonuniform clock signal . Hereinafter, the number of the active periods of the above clock signals in each repetition period will be indicated by means of programming indexes , , and , respectively.
The filter can provide low-pass (LP) and band-pass (BP) responses, by enabling appropriate signal paths. Regardless of the type of response chosen, the passband gain is controlled by means of clock signal , which modifies the amount of charge transferred by the SC input branches to the corresponding integrating capacitors in an overall repetition period. On the other hand, the frequency position of the complex conjugate pole pairs is modified by means of and . Next, we shall derive some conditions to guarantee the stability of the SC circuit.
For any pair , the exact location of the poles can be obtained from the polynomial denominator of the corresponding transfer function . According to (10) , is the determinant of the matrix , and the poles are given by the eigenvalues of the matrix [12] . When the number of active pulses of and is equal to , the eigenvalues of coincide with the poles of the original transfer function raised to the power of . The transfer function of the SC circuit in Fig. 5 operating with uniform sampling, is given by (14) and, hence, the magnitude and the angle of any pair of complex conjugate pole pair can be expressed as
Equation (15a) indicates that capacitor must be less than to guarantee an overall local negative feedback loop around the second operational amplifier (opamp). Indeed, the two SC branches and provide a negative and a positive local feedback, respectively.
The same stability condition is still valid in PNS operation, when the number of active pulses of and is equal to any given value (i.e., ). However, in this case, the eigenvalues of are the poles of the original filter raised to the power of . Hence, the magnitude and the angle of any complex conjugate pole pair in the interval can be defined as
The above situation changes when the number of active pulses of and are different (PNIS). From the eigenvalues of , it can be demonstrated that the magnitude of the poles is now given by (17) where and represent the contribution of switched capacitors and , respectively, to the local feedback factor around the second opamp. Although the original filter is stable when , it is seen, from (17), that this condition is not sufficient to guarantee circuit stability with PNIS operation when . Indeed, it is necessary that the condition holds, which sets an upper bound to the value of for any given value of . Notice that this The used capacitor values are shown in Table II. bound also depends on the ratio . In the case , when the circuit is always stable. Equation (17) reveals one of the advantages of the PNIS SC biquad filter, i.e., the programmability of its -factor. Indeed, the presence of a number of clock periods in which only the partial positive feedback is active, causes an increase in the magnitude of the poles with respect to the case of PNS operation [see (16a)], thus leading to a larger -factor. This behavior is illustrated in Fig. 6 for two programming conditions. Fig. 6 (a) and 6(b) shows the first pole pair (i.e., the pole pair closest to the positive real axis in the unit circle) of the PNIS SC circuit operating with index values and , respectively. In this example, we used the capacitor values of the monolithic implementation of the circuit, which are given below (see Table II ). Fig. 6 also suggests that the angle is almost independent of the value of , i.e., the operation of the switched capacitor does not substantially modify the value of the angle with respect to its PNS counterpart given in (16b). In fact, it can be demonstrated that is roughly equal to times the value of the angle (i.e., the angle of the complex conjugate pole pair in the case of uniform sampling), provided that is much less than and, hence, the parameter is nearly equal to unit. For instance, in the case and , the following expression can be derived for (18) This expression indicates that, when the value of is not much larger than unit [e.g., Fig. 6(a)] , is approximately equal to if the above mentioned assumption is valid. In those situations where the difference between the values of and is larger than in the above referred PNIS example, or is not much less than , will be slightly different than the corresponding angle . As for any programmable circuit with a certain complexity, it is not easy, and not always practical, to derive a unique expression for the discrete-time transfer function of the SC filter in Fig. 5, valid for any value of programming indexes , , , and . However, the following simplified expressions can be derived for the response parameters of the filter:
where we assumed . When , (19) coincide with their uniform sampling counterparts [14] . Notice that the above approximations are valid for high sampling rate conditions. By using (19), the SC biquad programmable by PNIS in Fig. 5 was designed to provide eight different values of and for both types of response. The programming index was set equal to 8, and , , and were made variable from 1 to 8. Design specifications are shown in Table I . The master clock frequency was set to 160 kHz, which means that the effective sampling frequency may range from 20 to 160 kHz. From (19), the capacitor values were chosen so as to satisfy the specification Hz, with kHz . Moreover, according to (17) and (19d), the condition has been imposed to guarantee circuit stability even in worst-case conditions ( , ). The other capacitors were determined so as to have unity passband gain of the filter when . After scaling the capacitor values for maximum signal swing and minimum silicon area with a unity capacitor of 0.2 pF, the final values in Table II were obtained.
IV. INTEGRATED IMPLEMENTATION AND RESULTS
The described circuit, along with a programmable digital section to provide the necessary clock signals, were designed to operate with 3 V of total supply voltage and fabricated in standard double-polysilicon double-metal 1.2-m CMOS technology. Moreover, although the capacitor values were determined so as to satisfy the requirements given in Table I kHz , the circuit was designed to work with a maximum master clock frequency of 1 MHz, in order to better illustrate the versatility of the PNIS approach. The larger the master clock frequency, the higher the resolution and the programmability range in any response parameter.
A two-stage Miller-compensated topology [2] was adopted for the two opamps. All capacitors were implemented by employing the two polysilicon layers available, and were laid out to reside over a separate n-well connected to ground. Complementary switches were used with aspect ratios ( in micrometers) 10/1.2 and 30/1.2 for nMOS and pMOS transistors, respectively.
First of all, the digital section was programmed to provide the required clock signals from a master clock frequency of 160 kHz, and the general programming index was set to 8. This means that eight different responses per each parameter can be selected, with the constraint of satisfying the design specifications in Table I . Fig. 7 shows some of the experimental responses of the filter in its LP configuration for a cutoff frequency of 0.2 kHz and 1 kHz , a -factor of 0.707 and 8.9 ( , ), and a dc gain of 0.2 ( , ) and 1 . The measured frequency responses are in good agreement with the corresponding nominal responses. Fig. 8(a) shows the experimental BP responses obtained by varying the center frequency, with the same values of and as for measurements in Fig. 7 . In order to illustrate the greater versatility that PNIS-based programmability provides to SC circuits with respect to traditional approaches, the digital section was then programmed to generate all the timing signals from a master clock frequency of 960 kHz. Moreover, for this case, the selected value of was 24. This implies that up to 24 different responses per each parameter can be obtained. Fig. 8(b) illustrates the corresponding measured center frequency programmability of the biquad. Now, the center frequency varies from 0.4 to 9.6 kHz with a step of 400 Hz, when the corresponding programming index sweeps the entire allowed range (i.e., ). Fig. 9 (a) corresponds to the whole programmability range of the -factor for the BP response with and kHz ( and were set equal to unit). Next, the digital logic section was programmed to provide with MHz. -factor programmability was again evaluated by varying the index over its entire allowed range. Fig. 9(b) shows the measured filter responses for kHz . The maximum achieved value of was 45. It should be pointed out that only the responses for are plotted in Fig. 9(b) . For larger values of (i.e., ) the SC circuit becomes unstable, as expected from (17) and (19d). In fact, according to (19d), with the nominal sizes of the capacitors and in Table II , the maximum value of the ratio before instability is reached turns out to be 8.6, which corresponds to a maximum value of in this case (it should be recalled that the capacitor sizes in Table II were derived so as to satisfy the specifications given in Table I ).
The impact of PNIS programmability on the linearity performance of the filter was next investigated. To this end, total harmonic distortion (THD) was measured with the circuit in its LP configuration with kHz, , and , while varying from 0.2 kHz to 1.6 kHz (i.e.,
). The input signal frequency was set below in each case. Hence, for any measurement, at least the first four harmonics of the fundamental are in band. An almost constant THD of 0.1% was observed for a 2.95-V signal amplitude over the entire programmability range, as a consequence of the fact that the voltage swing in any circuit node is not affected by programmability. Fig. 10(a) shows the output spectrum corresponding to the case kHz and Hz. The nonlinearity of the filter in its BP configuration was characterized as a function of -factor programmability. In particular, we used the same programming settings as in Fig. 9(a) , and measured the third-order intermodulation distortion (IM3) for two input signals at frequencies Hz. The observed IM3 was below 1% for two 1.5-V output tones when was set below 8. With , the obtained IM3 output intercept point (OIP3) was 35 dBm. For the frequency response with the highest -factor value in Fig. 9(a) ( , ), a 1% IM3 is reached for two 1.05-V output signals, as shown in Fig. 10(b) , and the measured OIP3 was limited to about 24 dBm. This corresponds to the worst-case situation for the linearity of the filter, which is ascribed mostly to the high peak gain. Fig. 10(c) shows the variation of the output peak signal-tonoise plus distortion ratio (SNDR) as a function of and -factor programmability for the LP and the BP configuration, respectively. The peak SNDR was evaluated using the same programming conditions as in the above linearity measurements. The peak SNDR of the LP filter programmed to kHz, is about 63 dB, and was observed for a 850-mV input signal amplitude. Note that the SNDR shows a slight decrease with increasing , as a consequence of the increased output noise. Indeed, the noise output spectrum has a shape very similar to that of the filter frequency response, and the total integrated output noise in the band up to kHz was found to be 90 m V and 160 m V when kHz and kHz, respectively. The peak SNDR of the BP filter shows a substantial decrease for increasing values, which is also ascribed mostly to the in-band noise variation. In fact, the total output noise for a bandwidth from 50 to 800 Hz, which was 56 V for the lowest value, increases up to 700 V for the highest . Another important feature of PNIS, which prevents dynamic range degradation with respect to traditional SC programming techniques (i.e., DPCAs), at least when programming the cutoff/center frequency, is that the dc output offset due to the input offset voltage of the amplifiers, is kept roughly constant regardless of the programmed condition. To illustrate this aspect, the fabricated SC biquad circuit was programmed with and kHz. The dc output offset voltage was measured in five circuit samples for the LP configuration programmed to a dc gain of 0 dB and a -factor of 0.707. The maximum offset variation V observed in any chip was typically around 6 mV (the measured offset in the worst-case sample ranged from 0.9 to 7.1 mV) when the cutoff frequency was varied over the entire programmability range allowed in this case. Offset variations are mainly ascribed to contributions different 
V. CONCLUSIONS
A design technique for programmable SC circuits, based on PNIS, has been presented. Very wide programmability range and high accuracy in all response parameters are obtained. Moreover, important constraints in the programmability of some SC circuit parameters (namely, the cutoff or center frequency) are avoided with the PNIS-based approach. Indeed, as neither capacitor values nor the charge stored in any capacitor are modified as a function of the programming setting, the signal swing and the dc output offset are not affected and, hence, the circuit dynamic range is not degraded. Also, no resolution/area tradeoff is needed and all the required clock signals are derived from a master clock, which avoids the drawbacks associated with multiple clock operation. The proposed technique allows the design and implementation of digitally programmable analog functions. Experimental results from a test chip demonstrated the versatility and potentiality of the proposed technique as applied to a second-order SC filter. In 1995, he joined the Department of Electronics and Electrical Engineering, University of Extremadura, where he is currently an Associate Professor. His research interests include CMOS analog and mixed-signal integrated circuits design. His work focuses mainly on the field of sampled data circuits design for signal processing.
J. Francisco Duque-Carrillo (M'86-SM'00) received the M.Sc. degree from the University of Sevilla, Sevilla, Spain, in 1980, and the Ph.D. degree in electronic physics from the University of Extremadura, Badajoz, Spain, in 1985.
In 1986 and 1987, on a NATO Fellowship, he was a Visiting Scholar in the Electrical Engineering Department of Texas A&M University, College Station, TX. In 1988, he was with AT&T Microelectronics, Madrid, Spain, and Allentown, PA. Currently, he is with the University of Extremadura, where he is a Professor. His research interest include analog and mixed-signal integrated circuit design for signal processing.
Dr. Duque-Carrillo is currently an Associate Editor for the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-II: ANALOG AND DIGITAL SIGNAL PROCESSING.
